CMOS IC 16K-byte ROM and 512-byte RAM

8-bit 1-chip Microcontroller



http://onsemi.com

Overview

The LC877G16A is an 8-bit microcontroller that, centered around a CPU running at a minimum bus cycle time of 200ns, integrates on a single chip a number of hardware features such as 16K-byte ROM, 512-byte RAM, an LCD controller/driver, a sophisticated 16-bit timer/counter (may be divided into 8-bit timers), two 8-bit timers with a prescaler, a 16-bit timer with a prescaler (may be divided into 8-bit timers), a UART interface (full duplex), infrared remote control receive function, and general-purpose I/O circuits.

Features

- **■**ROM
 - 16384×8 bits
- **■**RAM
 - 512×9 bits
- ■Minimum Bus Cycle Time
 - 200ns (5MHz) V_{DD}=2.7 to 5.5V Note: The bus cycle time here refers to ROM read speed.
- ■Minimum Instruction Cycle Time (tCYC)
 - 600ns (5MHz) V_{DD}=2.7 to 5.5V
- ■Operating Temperature Range
 - -40°C to +85°C

■Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units: 13 (2 for UART, 1 for remote control, and 10 for

key-scan signal I/O)

1 (XT1)

8 (P1n)

1 (RES)

2 (CF1, CF2)

• Normal withstand voltage input port

• LCD ports

Segment output: 74 (S00 to S73) Common output: 4 (COM0 to COM3) 3 (V1 to V3)

Bias power supply for LCD driving:

Multiplexed pin functions

Input/output ports: • Dedicated oscillator ports • Reset pin

• Power pins 2 (V_{DD}1, V_{SS}1)

■LCD Controller

(1) Display duty: 1/3duty, 1/4duty (2) Display bias: 1/2bias, 1/3bias

■UART

• Full duplex

• 7/8/9 bits data bit selectable

• 1 stop bit (2-bit in continuous data transmission)

• Built-in baudrate generator

• Maximum transfer rate: 200kbps (5MHz)

■Timers

• Timer 0: 16-bit timer/counter with a capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)

+ 8-bit counter (with an 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 4: 8-bit timer with a 6-bit prescaler

• Timer 5: 8-bit timer with a 6-bit prescaler

• Timer 8: 16-bit timer

Mode 0: 8-bit timer with an 8-bit prescaler \times 2 channels

Mode 1: 16-bit timer with an 8-bit prescaler

• Base Timer

1) The clock can be selected from the system clock and timer 0 prescaler output.

2) An interrupt can be generated at five different time intervals.

No.A2006-2/17

■Infrared Remote Control Receiver Circuit 1

- 1) Noise rejection function
- 2) Supports receive formats with a guide-pulse of half-clock/clock/none.
- 3) Determines an end of receive by detecting a no-signal period (no carrier). (Supports same receive format with a different bit length.)

■High-speed Multiplication/Division Instructions

16 bits × 8 bits (5 tCYC execution time)
24 bits × 16 bits (12 tCYC execution time)
16 bits ÷ 8 bits (8 tCYC execution time)
24 bits ÷ 16 bits (12 tCYC execution time)

■Interrupts

- 14 sources, 8 vectors
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt request of the level equal to or lower than the current interrupt is not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, an interrupt into the smallest vector address is given priority.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	T0L/remote control receiver1
4	0001BH	H or L	INT3/base timer
5	00023H	H or L	ТОН
6			
7	00033H	H or L	UART receive/T8L/T8H
8	0003BH	H or L	UART transmit
9			
10	0004BH	H or L	Port 0/T4/T5

- Priority levels: X > H > L
- When interrupts of the same level occur at the same time, an interrupt with the smallest vector address is given priority.

■Subroutine Stack Levels

• Up to 256 levels mum (stack is allocated in RAM)

■Oscillator Circuits

- RC oscillator circuit (internal): For system clock
- CF oscillator circuit: For system clock, with internal Rf, and external Rd

■ System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle can be selected from among 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 5MHz).

■Standby Function

• HALT mode: HALT mode is used to minimize power dissipation of the IC.

Halts instruction execution while allowing the peripheral circuits to continue operation.

(Some serial transfer functions are suspended.)

- 1) Oscillators do not stop automatically.
- 2) Released by a system reset or occurrence of an interrupt.
- HOLD mode: HOLD mode is used to minimize power dissipation of the IC. Suspends instruction execution and operation of the peripheral circuits.
- 1) The CF and RC oscillators automatically stop operation.
- 2) There are three ways of releasing HOLD mode.
 - (1) Setting the reset pin to a low level
 - (2) Setting at least one of the INT0, INT1, and INT3 pins to the specified level
 - (3) Establishing an interrupt source at port 0

■Package Form

• TQFP100 (14×14) "Lead-free and halogen-free product"


■Development Tools

• On-chip debugger: TCB87-Type B + LC87D7G16A TCB87-Type C (3-wire cable) + LC87D7G16A


Package Dimensions

unit: mm (typ)

3274



Pin Assignment




TQFP100 (14×14) "Lead-free and halogen-free product"

PIN No.	NAME
1	RES
2	XT1
3	V _{SS} 1
4	CF1
5	CF2
6	V _{DD} 1
7	S0/P10
8	S1/P11
9	S2/P12
10	S3/P13
11	S4/P14
12	S5/P15
13	S6/P16
14	S7/P17
15	S8
16	\$9
17	S10
18	S11
19	S12
20	S13
21	S14
22	S15
23	S16
24	S17
25	S18
26	S19
27	S20
28	S21
29	S22
30	S23
31	S24
32	S25
33	S26
34	S27
35	S28
36	S29
37	S30
38	S31
39	S32
40	S33
41	S34
42	S35
43	\$36
44	S37
45	S38
46	S39
47	S40
48	S41
49	S42
50	\$43

PIN No.	NAME
51	S44
52	S45
53	S46
54	S47
55	S48
56	S49
57	S50
58	S51
59	S52
60	S53
61	S54
62	S55
63	S56
64	S57
65	S58
66	S59
67	S60
68	S61
69	S62
70	\$63
71	\$64
72	\$65
73	\$66
74	S67
75	\$68
76	\$69
77	\$70
78	S71
79	\$72
80	\$73
81	COM0
82	COM1
83	COM2
84 85	COM3 V3
86	V3 V2
87	V2 V1
88	P70/INT0/T0LCP
89	P71/INT1/T0HCP
90	PO0
91	P01
92	P02
93	P03
94	P04
95	P05
96	P06
97	P07
98	RMIN/P73/INT3/T0IN
99	UTX/P34
100	URX/P35
	5.55.55

System Block Diagram



Pin Description

Pin Name	I/O			Fu	nction			Option			
V _{SS} 1	-	- power supply						No			
V _{DD} 1	-	+ power supply						No			
Port 0	I/O	• 8-bit I/O port						Yes			
P00 to P07		• I/O can be specified in 1-bit units.									
		Pull-up resistors	can be turned o	n and off in 1-b	it units.						
		HOLD release in	put								
		Port 0 interrupt in	nput								
Port 3	I/O	• 2-bit I/O port						Yes			
P34, P35		I/O can be specif	ied in 1-bit units	S.							
		Pull-up resistors	can be turned o	n and off in 1-b	it units.						
		Multiplexed pin f	function								
		UTX: UART trans	smit data outpu	t							
		URX: UART rece	eive data input								
XT1	I	Test pin						No			
		1-bit input port									
Port 7	I/O	• 3-bit I/O port						No			
P70, P71, P73		I/O can be specif	ied in 1-bit units	S.							
		Pull-up resistors	Pull-up resistors can be turned on and off in 1-bit units.								
		Multiplexed pin f	• Multiplexed pin function								
		P70: INT0 input/l	P70: INT0 input/HOLD release input/timer 0L capture input/watchdog timer output								
		P71: INT1 input/l	P71: INT1 input/HOLD release input/timer 0H capture input								
		P73: INT3 input	P73: INT3 input (with noise filter input/timer 0 event input/timer 0H capture input/infrared remote								
			control receive input								
		Interrupt acknow	ledge type			1					
			Rising	Falling	Rising &	H level	L level				
			9	9	Falling						
		INT0	Enable	Enable	Disable	Enable	Enable				
		INT1	Enable	Enable	Disable	Enable	Enable				
		INT3	Enable	Enable	Enable	Disable	Disable				
S0/P10 to	I/O	LCD display seg	•					No			
S7/P17	_	Can be used as		se I/O port (P1).						
S8 to S73	0	LCD segment out	itput					No			
COM0 to COM3	0	• LCD common ou	LCD common output								
V1 to V3	I/O	• LCD bias						No			
RES	ı	Reset pin						No			
CF1	ı	Ceramic resonat	or input pin					No			
CF2	0	Ceramic resonat						No			

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P34 to P35	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71, P73	-	No	CMOS	Programmable
S0/P10 to S7/P17	-	No	CMOS	Programmable
S8 to S73	-	No	Dedicated LCD output	No
COM0 to COM3	-	No	Dedicated LCD output	No
V1 to V3	-	No	Dedicated LCD input	No
XT1	-	No	Input only	No

Absolute Maximum Ratings at $Ta=25^{\circ}C,\ V_{SS}1=0V$

	Danamatan	O. wash ad	Dia /Damarda	O and distance			Spec	ification	
	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	aximum supply	V _{DD} max	V _{DD} 1			-0.3		+6.5	
LC	D supply voltage	VLCD	V1, V2, V3			-0.3		V _{DD}	V
Inp	out voltage	V _I (1)	XT1, CF1, RES			-0.3		V _{DD} +0.3	
Inp	out/output voltage	V _{IO} (1)	Ports 0, 1, 3, 7			-0.3		V _{DD} +0.3	
	Peak output current	IOPH(1)	Ports 0, 34, 35	CMOS output selected Each pin used		-10			
rent		IOPH(2)	Ports 71, 73	Each pin used		-5			
t cur		IOPH(3)	Port 1	Each pin used		-5			
High level output current	Mean output current	IOMH(1)	Ports 0, 34, 35	CMOS output selected Each pin used		-7.5			
leve	(Note 1-1)	IOMH(2)	Ports 71, 73	Each pin used		-3			
High		IOMH(3)	Port 1	Each pin used		-3			
	Total output current	ΣΙΟΑΗ(1)	Ports 0,1,34, 35, 7	Total of all pins		-45			mA
	Peak output	IOPL(1)	Ports 0, 34, 35	Each pin used				20	
rent	current	IOPL(2)	Port 7	Each pin used				10	
t cur		IOPL(3)	Port 1	Each pin used				10	
utbu	Mean output	IOML(1)	Ports 0, 34, 35	Each pin used				15	
Low level output current	current	IOML(2)	Ports 7	Each pin used				7.5	
v le√	(Note 1-1)	IOML(3)	Port 1	Each pin used				7.5	
Lo	Total output current	ΣIOAL(1)	Ports 0,1,34, 35, 7	Total of all pins				80	
	owable power	Pd max	TQFP100(14×14)	Ta=-40 to +85°C				231	mW
	perating ambient mperature	Topr				-40		+85	
	orage ambient nperature	Tstg				-55	_	+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = 0V$

Daramatar	Cumbal	Din/Domorko	Conditions	Specification					
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Operating supply voltage range (Note 2-1)	V _{DD} (1)	V _{DD} 1	0.588μs≤tCYC≤30μs		2.7		5.5		
Memory retention supply voltage	VHD	V _{DD} 1	Keep RAM and register data in HOLD mode.		2.0		5.5		
High level input voltage	V _{IH} (1)	Ports 0, 1, 3, 7	Output disabled When INT1VTSL=0 (P71 only)	2.7 to 5.5	0.3V _{DD} +0.7		V _{DD}		
	V _{IH} (2)	P71 interrupt side	Output disabled When INT1VTSL=1	2.7 to 5.5	0.85V _{DD}		V _{DD}		
	V _{IH} (3)	XT1, CF1, RES		2.7 to 5.5	0.75V _{DD}		V_{DD}	V	
Low level input voltage	V _{IL} (1)	Ports 0, 1	Output disabled	4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4		
				2.7 to 4.0	V _{SS}		0.2V _{DD}		
	V _{IL} (2)	Ports 34, 35, 7	Output disabledWhen INT1VTSL=0	4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4		
			(P71 only)	2.7 to 4.0	V_{SS}		0.2V _{DD}		
	V _{IL} (3)	P71 interrupt side	Output disabled When INT1VTSL=1	2.7 to 5.5	V _{SS}		0.45V _{DD}		
	V _{IL} (4)	XT1		2.7 to 5.5	V _{SS}		0.2V _{DD}		
	V _{IL} (5)	CF1, RES		2.7 to 5.5	V _{SS}		0.25V _{DD}		
Instruction cycle time (Note 2-2)	tCYC			2.7 to 5.5	0.588		30	μs	
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency division ration=1/1 External system clock duty=50 ± 5%	2.7 to 5.5	0.1		5		
			CF2 pin open System clock frequency division ratio = 1/2	2.7 to 5.5	0.2		10	MHz	
Oscillation frequency range	FmCF (1)	CF1, CF2	5MHz ceramic resonator oscillation See Fig. 1.	2.7 to 5.5		5			
(Note 2-3)	FmRC		Internal RC oscillation	2.7 to 5.5	0.3	1.0	2.0		

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Electrical Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions		. 1	Specification				
				V _{DD} [V]	min	typ	max	unit		
High level input current	I _{IH} (1)	Ports 0, 1, 3, 7	Output disabled Pull-up resistor off VIN=VDD (Including output Tr off-leakage current)	2.7 to 5.5			1			
	I _{IH} (2)	RES	V _{IN} =V _{DD}	2.7 to 5.5			1			
	I _{IH} (3)	XT1	Input port specification VIN=VDD	2.7 to 5.5			1			
	I _{IH} (4)	CF1	V _{IN} =V _{DD}	2.7 to 5.5			15	μА		
Low level input current	I _{IL} (1)	Ports 0, 1, 3, 7	Output disabled Pull-up resistor off VIN=VSS (Including output Tr off-leakage current)	2.2 to 5.5	-1					
	I _{IL} (2)	RES	V _{IN} =V _{SS}	2.2 to 5.5	-1					
	I _I L(3)	XT1	Input port specification VIN=VSS	2.2 to 5.5	-1					
	I _I L(4)	CF1	V _{IN} =V _{SS}	2.2 to 5.5	-15					
High level	V _{OH} (1)	CMOS output ports	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1					
output	V _{OH} (2)	0, 34, 35	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4					
voltage	V _{OH} (3)		I _{OH} =-0.2mA	2.7 to 5.5	V _{DD} -0.4					
	V _{OH} (4)	Ports 71 to 73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4					
	V _{OH} (5)	1	I _{OH} =-0.2mA	2.7 to 5.5	V _{DD} -0.4					
	V _{OH} (6)	Port 1	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4					
	V _{OH} (7)		I _{OH} =-0.2mA	2.7 to 5.5	V _{DD} -0.4					
Low level	V _{OL} (1)	Ports 0, 1, 34, 35	I _{OL} =10mA	4.5 to 5.5	DD		1.5			
output	V _{OL} (2)	1	I _{OL} =1.6mA	3.0 to 5.5			0.4			
voltage	V _{OL} (3)		I _{OL} =1mA	2.7 to 5.5			0.4			
	V _{OL} (4)	Port 7	I _{OL} =1.6mA	3.0 to 5.5			0.4	V		
	V _{OL} (5)		I _{OL} =1mA	2.7 to 5.5			0.4	v		
	V _{OL} (6)	Port 1	I _{OL} =1.6mA	3.0 to 5.5			0.4			
	V _{OL} (7)	1	I _{OL} =1mA	2.7 to 5.5			0.4			
LCD output voltage	VODLS	S0 to S73	• I _O =0mA • VLCD, 2/3VLCD 1/3VLCD level output • See Fig. 6.	2.7 to 5.5	0		±0.2			
	VODLC	COM0 to COM3	I _O =0mA VLCD, 2/3VLCD 1/2VLCD, 1/3VLCD level output See Fig. 6.	2.7 to 5.5	0		±0.2			
LCD bias resistor	RLCD(1)	Resistance per one bias resistor	See Fig. 6.	2.7 to 5.5		60				
	RLCD(2)	Resistance per one bias resistor Resistor division 1/2 mode	See Fig. 6.	2.7 to 5.5		30		kΩ		
Pull-up	Rpu(1)	• Ports 0, 1, 3, 7	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80			
MOS Tr.	Rpu(2)	1		2.7 to 4.5	18	50	150			
resistor Hysteresis voltage	VHYS(1)	• Port 7 • RES		2.7 to 5.5		0.1V _{DD}		V		
Pin capacitance	apacitance		CP All pins • For pins other than that					10		pF

Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = 0V$

D	Symbol	bol Pin/Remarks	Conditions		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
High/low	tPIH(1)	INT0(P70),	Interrupt source flag can be set.						
level pulse	tPIL(1)	INT1(P71)	Event input for timer 0 is enabled.	2.7 to 5.5	1				
width									
	tPIH(2)	INT3(P73)	Interrupt source flag can be set.						
	tPIL(2) (N		Event input for timer 0 is enabled.	2.7 to 5.5	2	Į.			
		ratio is 1/1.)	ratio is 1/1.)					tCYC	
	tPIH(3)	INT3(P73)	Interrupt source flag can be set.					1010	
	tPIL(3)	(Noise rejection	Event input for timer 0 is enabled.	2.7 to 5.5	64				
		ratio is 1/32.)							
	tPIH(4)	INT3(P73)	Interrupt source flag can be set.						
	tPIL(4)	(Noise rejection	Event input for timer 0 is enabled.	2.7 to 5.5	256				
		ratio is 1/128.)							
	tPIH(5)	RMIN(P73)	Recognized as a signal by infrared	Recognized as a signal by infrared				RMCK	
	tPIL(5)		remote control receiver circuit	2.7 to 5.5	4			(Note4-1)	
	tPIL(5)	RES	Resetting is enabled.	2.7 to 5.5	200			μs	

Note 4-1: RMCK denotes the reference frequency of the remote control receiver circuit (40tCYC/50tCYC).

Consumption Current Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = 0V$

Danamatan	0	Pins/	O and distance	_		Specifica	ation	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption	IDDOP(1)	4.5 to 5.5		2.9	7.2			
(Note 5-1)	IDDOP(2)		Internal RC oscillation stopped 1/1 frequency division ratio	2.7 to 3.6		1.6	3.9	
	IDDOP(3)		• FmCF=0Hz (oscillation stopped)	4.5 to 5.5		0.4	1.3	
	IDDOP(4)		System clock set to internal RC oscillation 1/2 frequency division ratio	2.7 to 3.6		0.2	0.6	
	IDDHALT(1)		HALT mode FmCF=5MHz ceramic resonator oscillation System clock set to CF 5MHz side	4.5 to 5.5		1.1	3.2	mA
(Note 5-1)	IDDHALT(2)		Internal RC oscillation stopped1/1 frequency division ratio	2.7 to 3.6		0.5	1.5	
	IDDHALT(3)		HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		0.3	0.8	
	IDDHALT(4)		System clock set to internal RC oscillation 1/2 frequency division ratio	2.7 to 3.6		0.2	0.3	
HOLD mode	IDDHOLD(1)		HOLD mode	4.5 to 5.5		0.14	14	
consumption current	IDDHOLD(2)		CF1=V _{DD} or open (When using external clock)	2.7 to 3.6		0.03	10	μА

Note 5-1: The consumption current value do not include current that flows into the output transistors and internal pull-up resistors.

UART (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = 0V$


Doromotor	Ol	Pin/Remarks	0 - 151		Specification				
Parameter	Symbol		Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR	UTX(P34), URX(P35)		2.7 to 5.5	16/3		8192/3	tCYC	

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)



Example of 8-bit Data Reception Mode Processing (Receive Data=55H)



Main System Clock Oscillator Circuit Characteristics

Given below are the characteristics of a sample main system clock oscillator circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a sample main system clock oscillator circuit with a ceramic resonator

Frequency	Manufacturer	Resonator Name	(Circuit Pa	rameters		Operating Voltage	Oscillation Stabilization Time		Notes
			C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]	Range[V]	typ [ms]	max [ms]	
5MHz	Muroto	CSTCR5M00G53-R0	(15)	(15)	Open	2.2k	2.7 to 5.5	0.05	0.15	Values shown in parentheses are
	Murata	CSTLS5M00G53-B0	(15)	(15)	Open	2.2k	2.7 to 5.5	0.05	0.15	capacitance included in the resonator

The oscillation stabilization time is a period until the oscillation becomes stable after V_{DD} becomes higher than minimum operating voltage. (See Fig. 3)

Notes: Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.






Figure 1 Ceramic Oscillator Circuit



Figure 2 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 3 Oscillation Stabilization Time



Note:

Select C_{RES} and R_{RES} value to assure that at least 200 μ s reset time is generated after the V_{DD} becomes higher than the minimum operating voltage.

Figure 4 Reset Circuit




Figure 5 Pulse Input Timing Signal Waveform




Figure 6 LCD Bias Resistor

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa